Motivated by improvements in low-temperature polysilicon thin-film transistor (LTPS-TFT) processes, we designed a TFT-based dynamic-logic programmable logic array (PLA). We report the successful operation of the circuit with high repeatability. We thus demonstrate that the LTPS-TFT technology is mature enough to support aggressive circuit techniques such as dynamic logic.
A dynamic-logic PLA on low-temperature polysilicon TFT technology P. Oikonomakos, P.C. Paul, S.W. Moore, S.W.-B. Tam and H. Ebihara
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Introduction: In the domain of flat-panel liquid crystal displays (LCDs), both pixel-switching elements and driving circuits typically employ thin-film transistors, primarily due to their low cost. To ensure correct operation, it is essential that the off-state leakage current of TFT pixel switches be kept as low as possible. This observation dictated investigations aiming at understanding [1] and suppressing [2] the typically high leakage current of polysilicon TFTs. There have also been other improvements in the quality of TFTs, such as better electrical stability and higher carrier mobility values.
Thus, opportunities exist to use TFT technologies in large-area electronics applications that are not directly related to LCDs. For example, OLED driver circuits [3] , fingerprint sensors [4] and recently an 8-bit processor [5] PLA Structure: For the purposes of our experiment, we chose a variation of the PLA first presented in standard CMOS technology in [6] . In our version we opted for single-rail asynchronous control [7] . The PLA as such could equally well work synchronously; however, it would be difficult to route a global clock distribution tree in a large-scale design using TFTs, given that LTPS-TFT technologies typically employ a limited number of metal layers. and X4 get charged to logic "high" through the p-channel TFTs MP1 and MP3
("precharge" phase). In the subsequent "evaluate" phase (Req_internal=1), the PLA primary inputs at the gates of n-channel TFTs MN2_1-MN2_n determine whether X1 will be discharged to ground, or retain its high voltage.
After two inverter delays, the NAND gate in the interplane buffer allows the logic value at X1 to propagate to X3. The final PLA output will depend on whether or not point X4 gets discharged during "evaluate", that is on the values of all AND-plane results, directed to transistors MN4_1-MN4_m.
The above description is typical of PLA designs, and indeed of dynamic logic in general. Non-standard elements in Fig. 1 include the NAND gate instead of a simple inverter in the interplane buffer, keeper TFT MP2, as well as the use of TFT MN1 between MP1 and the parallel MN2_i TFTs, instead of a ground switch. Detailed justification on these can be found in [6] ; with respect to the purposes of this letter, it is evident that if the pull-down n-channel TFTs experience high leakage current, then points X1 and X4 may be partially discharged unexpectedly and the circuit may not operate correctly, especially at low frequencies. Our results will confirm that the off-current in LTPS-TFTs is sufficiently low.
Experimental Results: We designed a small PLA together with input latches for the primary inputs and return-to-zero (RTZ) output latches [7] to store the produced outputs. The circuit was fabricated on glass substrate using LTPS-TFT technology. The PLA receives three inputs A, B and C, and implements three logic functions, S, D and P, as follows:
S = A B C + A B C + A B C + A B C D = A B + A C + B C P = A C + B C + A B
We performed measurements with a 5 Volt power supply on 12 individual PLA samples located in different parts of the 300mm×300mm substrate. We fed both external "request" and "acknowledge" signals (Req_in and Ack_out in between the two Muller C-elements in Fig. 1 ). Given that we used RTZ output latches, output D returns to zero after Ack_out is asserted. After de-asserting both Req_in and Ack_out, the PLA is ready to receive the next set of inputs and produces an output at the next Req_in=1 phase (not shown in Fig. 2 ). 
Conclusion

